


Fig. 1

Ė








Fig. 3A

7





₹

Fig. 3C

Ė




Fig. 3A





Fig. 4A

Ė

....




```
ENTITY FXUCHK IS
              PORT(
                                             IN std ulogic:
                        SIN
                                             IN std ulogic:
                        Q IN
                                             IN std_ulogic:
                        RIN
                                                                                   450
                                             IN std ulogic:
                        clock
                                             OUT std_ulogic_vector(0 to 1);
                        fails
                                             OUT std_ulogic_vector(0 to 2);
                         counts
                                             OUT std ulogic_vector(0 to 1);
                         harvests
                    );
         -!! Design Entity: FXU;
         -!! Inputs
         -!! S IN
                                    B.C.S;
        -!! Q IN
                                    A.Q;
                                    R;
                                    clock;
         -!! CLOCK
         -!! End Inputs
          -!! Fail Outputs;
          -!! 0 : "Fail message for failure event 0";
                                                                                             440
          -!! 1: "Fail message for failure event 1";
                                                            -451
         L!! End Fail Outputs;
         —!! Count Outputs;
         -!! 0 : <event0 > clock;
         -!! 1 : <event1 > clock;
         -!! 2: <event2> clock;
         -!! End Count Outputs;
         -!! Harvest Outputs;
         -!! 0 : "Message for harvest event 0";
-!! 1 : "Message for harvest event 1";
-!! End Harvest Outputs;
457 ⟨ -!! End;
         ARCHITECTURE example of FXUCHK IS
         BEGIN
               ... HDL code for entity body section ...
         END;
```

==

Fig. 40

į






Fig. 4E




Fig. 5A






Fig. 5B



· ,=







Fig. 7




FI6. 8

(Prior Ant)

FIG. 8A (Prior Art)

entity Frm Is PORT (... ports for outity fam..... ARCHETECTURE FSM of FSM IS BEGIN ... HOL cacle For FSM and restof the entity ... fsm-state(0 to 2) (= ... signal 801. Embedded FSM: example FSm; 853 E state_vector : (50,51,52,53,54); (500,001, 100); (50=>56,50=>51,50=>52, state excelling arcs 28 -- !! end fsm;

F16, 88



FI6. 9

Cinst autica